

What is claimed is:

1 1. An apparatus for processing information wherein processing operations
2 include a plurality of tasks, at least one of the plurality of tasks having a critical section, the
3 apparatus comprising:
4 a first processing element, said first processing element including:
5 a critical section end detector, and
6 a critical section end signal generator coupled to said critical section end
7 detector; and
8 a second processing element, said second processing element coupled to said first
9 processing element and including:
10 a critical section detector, and
11 a critical section processing controller, said critical section processing
12 controller responsive to a critical section end signal received from said first processing
13 element

1 2. The apparatus of claim 1, said second processing element further including a
2 counter, said critical section processing controller incrementing said counter in
3 response to a critical section end signal.

1 3. The apparatus of claim 1, said second processing element further including a
2 counter, said critical section processing controller decrementing said counter based on the
3 detection of a critical section.

1 4. The apparatus of claim 1, said second processing element further including a
2 counter, said critical section processing controller suspending issuing instructions when said
3 counter includes a value less than a threshold.

1 5. The apparatus of claim 1, wherein said first processing element sends a critical
2 section end signal to said second processing element in response to processing an instruction
3 identifying an end of a critical section.

1 6. The apparatus of claim 1, wherein said second processing element suspends
2 processing a task in response to said critical section detector detecting a critical section.

1 7. The apparatus of claim 1, wherein said critical section processing controller
2 suspends issuing instructions to an instruction unit in response to said critical section detector
3 detecting a critical section.

1 8. The apparatus of claim 7, wherein a critical section instruction identifies a
2 beginning of a critical section in the task at said second processing element.

1 9. The apparatus of claim 7, wherein the critical section includes an instruction
2 that accesses a shared variable.

1 10. The apparatus of claim 7, wherein the critical section includes an instruction
2 that accesses a shared peripheral.

1 11. The apparatus of claim 1, wherein said critical section end signal generator
2 generates a critical section end signal in response to said critical section end detector.

1 12. An apparatus for processing multiple data elements wherein processing
2 operations include a plurality of tasks, one or more of which having a critical section, the
3 apparatus comprising:

4 a ring of processing elements;

5 a first processing element in said ring of processing elements, said first processing
6 element including:

7 a critical section end detector, and

8 a critical section end signal generator; and

9 a second processing element in said ring of processing elements, said second
10 processing element coupled to said first processing element, and including:

11 a critical section detector, and

12 a critical section processing controller, said critical section processing controller
13 responsive to a critical section end signal received from said first processing element.

1 13. The apparatus of claim 12, wherein said first processing element sends a
2 critical section end signal in response to processing an instruction identifying an end of a
3 critical section.

1 14. The apparatus of claim 12, wherein said second processing element suspends
2 processing a task in response to said critical section detector.

1 15. The apparatus of claim 12, wherein said second processing element suspends
2 processing a task at a critical section instruction.

1 16. The apparatus of claim 12, wherein said first processing element and said
2 second processing element are adjacent in said ring of processing elements.

1 17. The apparatus of claim 16, wherein said first processing element is upstream
2 from said second processing element in said ring of processing elements.

1 18. The apparatus of claim 12, said second processing element further including a
2 counter, said critical section processing controller incrementing said counter in response to a
3 critical section end signal.

1 19. The apparatus of claim 12, said second processing element further including a
2 counter, said critical section processing controller decrementing said counter based on the
3 detection of a critical section.

1 20. The apparatus of claim 12, said second processing element further including a
2 counter, said critical section processing controller suspending issuing instructions when said
3 counter includes a value less than a threshold.

1 21. A method for processing tasks on multiple processing elements, comprising:
2 processing a task on a first processing element;
3 inhibiting processing of a task on a second processing element based on processing a
4 critical section instruction at the second processing element;
5 receiving a critical section end signal at the second processing element, the critical
6 section end signal indicating completion of processing of a critical section of a task at another
7 processing element; and
8 resuming processing the task at the second processing element based on the critical
9 section end signal.

1 22. The method of claim 21, wherein said inhibiting occurs substantially at a
2 beginning of a critical section of the task at the second processing element.

1 23. The method of claim 21, wherein said resuming occurs substantially at an end
2 of a critical section of the task at the first processing element.

1 24. The method of claim 21, wherein the first processing element and the second
2 processing element are associated with a single network connection during the processing of
3 the task associated with the first processing element and the task associated with the second
4 processing element, respectively.

1 25. The method of claim 21, wherein the first processing element and the second
2 processing element are associated with different network connections during the processing of
3 the task associated with the first processing element and the task associated with the second
4 processing element, respectively.

1 26. The method of claim 21, wherein said sending occurs in response to processing
2 an critical section end instruction.

1 27. The method of claim 21, wherein said sending occurs in response to detecting
2 a critical section end instruction.

1 28. The method of claim 21, further comprising storing data to a memory shared
2 by the first processing element and the second processing element, said sending the critical
3 section end signal occurring in response to said storing.

1 29. The method of claim 21, wherein the task at the first processing element and
2 the task at the second processing element are associated with a single network connection.

1 30. The method of claim 21, wherein the task at the first processing element and
2 the task at the second processing element are associated with different network connections.

1 31. The method of claim 21, wherein the task at the first processing element and
2 the task at the second processing element are associated with ordered data elements.

1 32. The method of claim 21, wherein said sending occurs in response to processing
2 an instruction identifying an end of a critical section.

1 33. The method of claim 21, wherein said inhibiting occurs in response to
2 processing an critical section instruction.

1 34. The method of claim 33, wherein the critical section instruction identifies a
2 beginning of a critical section in the task at the second processing element.

1 35. The method of claim 33, wherein the critical section instruction is an
2 instruction accessing a shared variable.

1 36. The method of claim 33, wherein the critical section instruction is an
2 instruction accessing a shared peripheral.

1 37. A method for controlling access to shared resources while processing network
2 data elements on multiple processing elements, the method comprising:

3 detecting a critical section instruction while processing a network data element at a
4 first processing element;

5 prior to executing the critical section instruction, checking an end critical section
6 signal counter associated with a second processing element; and

7 suspending execution of the critical section instruction when said end critical
8 section signal counter is not above a threshold value.

1 38. The method of claim 37, wherein said suspending occurs substantially at a
2 beginning of a critical section of a task at the first processing element.

1 39. The method of claim 38, wherein said resuming occurs substantially at an end
2 of a critical section of a task at second processing element.

1 40. The method of claim 37, further comprising resuming execution of the critical
2 section instruction when the end critical section signal counter is determined to be above a
3 threshold value.

1 41. The method of claim 37, further comprising incrementing the end critical
2 section signal counter upon receipt of an end critical section signal.

1 42. The method of claim 37, wherein said suspending occurs in response to
2 processing a critical section instruction.

1 43. The method of claim 42, wherein the critical section instruction identifies a
2 beginning of a critical section in the task at the first processing element.

1 44. The method of claim 43, wherein the critical section includes an instruction
2 that accesses a shared variable.

1 45. The method of claim 43, wherein the critical section instruction includes an
2 instruction that accesses a shared peripheral.

1 46. A method for performing parallel processing, comprising:

2 suspending processing of a task at a first processing element in response to detecting a
 3 beginning of a critical section of the task; and
 4 resuming processing of the task at the first processing element in response to a critical
 5 section end signal received from a second processing element.

1 47. The method of claim 46, wherein the first processing element and the second
 2 processing element are coupled within a ring of processing element.

1 48. The method of claim 46, further comprising prior to said suspending, checking
 2 an end critical section signal counter associated with a second processing element.

1 49. The method of claim 48, wherein said suspending occurs in response to
 2 determining the end critical section signal counter is not above a threshold value.

1 50. The method of claim 46, further comprising receiving an end critical section
 2 signal from a second processing element.

1 51. The method of claim 46, further comprising incrementing an end critical
 2 section signal counter associated with the first processing element in response to receiving an
 3 end critical section signal from the second processing element.

1 52. The method of claim 46, wherein the first processing element and the second
2 processing element are adjacent within a ring of processing element.

1 53. An apparatus for processing multiple data elements wherein processing
2 operations include a plurality of tasks, one or more of which having a critical section, the
3 apparatus comprising:

4 a ring of processing elements;

5 a first processing element in said ring of processing elements, said first processing
6 element including:

7 a critical section operative state element, and

8 a critical section end signal generator; and

9 a second processing element in said ring of processing elements, said second
10 processing element coupled to said first processing element, said second processing element
11 including a critical section detector.

1 54. The apparatus of claim 53, wherein said first processing element is adjacent to
2 said second processing element in said ring of processing elements.

1 55. The apparatus of claim 53, wherein said second processing element suspends
2 processing a task at the beginning of a critical section.

1 56. The apparatus of claim 55, wherein the critical section includes an instruction
2 that accesses a shared variable.

1 57. The apparatus of claim 55, wherein the critical section includes an instruction
2 that accesses a shared peripheral.

1 58. A method for controlling access to shared resources while processing network
2 data elements on multiple processing elements, the method comprising:

3 detecting a critical section instruction while processing a network data element at a
4 first processing element;

5 prior to executing the critical section instruction, checking a critical section processing
6 controller associated with a second processing element; and

7 inhibiting execution of the critical section instruction when said critical section
8 processing controller indicates that a critical section instruction should not be executed.

1 59. An apparatus for processing information wherein processing operations
2 include a plurality of tasks, one or more of which having a critical section, the apparatus
3 comprising:

4 a first processing element in said ring of processing elements, said first processing
5 element including:

6 a critical section end detector, and

7 a critical section end signal generator; and

8 a second processing element in said ring of processing elements, said second

9 processing element coupled to said first processing element, and including:

10 a critical section end signal counter, said critical section end signal counter

11 responsive to a critical section end signal received from said first processing element,

12 a critical section detector, and

13 a critical section processing controller, said critical section processing

14 controller responsive to said critical section end signal counter.